summaryrefslogtreecommitdiff
path: root/src/arch/arm/isa/formats/branch.isa
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:09 -0500
committerGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:09 -0500
commitbb0d390105073f3fe827026d36cd950005a15e46 (patch)
tree1225ae7ae7e152e3da863a009a1e2d0becbbd3e1 /src/arch/arm/isa/formats/branch.isa
parent61a5e71be7408ebd05df7778e58ea46d3fdb9e73 (diff)
downloadgem5-bb0d390105073f3fe827026d36cd950005a15e46.tar.xz
ARM: When an instruction is intentionally undefined, fault on it.
Diffstat (limited to 'src/arch/arm/isa/formats/branch.isa')
-rw-r--r--src/arch/arm/isa/formats/branch.isa6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/arch/arm/isa/formats/branch.isa b/src/arch/arm/isa/formats/branch.isa
index 07f39b129..458a9d3fd 100644
--- a/src/arch/arm/isa/formats/branch.isa
+++ b/src/arch/arm/isa/formats/branch.isa
@@ -104,7 +104,7 @@ def format Thumb16CondBranchAndSvc() {{
return new Svc(machInst);
} else {
// This space will not be allocated in the future.
- return new WarnUnimplemented("unimplemented", machInst);
+ return new Unknown(machInst);
}
'''
}};
@@ -124,8 +124,8 @@ def format Thumb32BranchesAndMiscCtrl() {{
case 0x0:
if (op == 127) {
if (op1 & 0x2) {
- // Permanentl undefined.
- return new WarnUnimplemented("undefined", machInst);
+ // Permanently undefined.
+ return new Unknown(machInst);
} else {
return new WarnUnimplemented("smc", machInst);
}