summaryrefslogtreecommitdiff
path: root/src/arch/arm/isa/formats/misc.isa
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:15 -0500
committerGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:15 -0500
commit57c4d37c102e2fb4d1c86fe1d583ee67c76945b1 (patch)
tree5cbd9ae0ef70f1835d311a63377cd312dbcc0ca3 /src/arch/arm/isa/formats/misc.isa
parentfd37095fa6e07f127a1f76aaf145cd3e891f2d4d (diff)
downloadgem5-57c4d37c102e2fb4d1c86fe1d583ee67c76945b1.tar.xz
ARM: Ignore reads and writes to DCIMVAC.
Diffstat (limited to 'src/arch/arm/isa/formats/misc.isa')
-rw-r--r--src/arch/arm/isa/formats/misc.isa3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/arch/arm/isa/formats/misc.isa b/src/arch/arm/isa/formats/misc.isa
index 03fb86287..1c00a3d6b 100644
--- a/src/arch/arm/isa/formats/misc.isa
+++ b/src/arch/arm/isa/formats/misc.isa
@@ -107,6 +107,9 @@ let {{
case MISCREG_DCCIMVAC:
return new WarnUnimplemented(
isRead ? "mrc dccimvac" : "mcr dccimvac", machInst);
+ case MISCREG_DCIMVAC:
+ return new WarnUnimplemented(
+ isRead ? "mrc dcimvac" : "mcr dcimvac", machInst);
case MISCREG_DCCMVAC:
return new WarnUnimplemented(
isRead ? "mrc dccmvac" : "mcr dccmvac", machInst);