summaryrefslogtreecommitdiff
path: root/src/arch/arm/isa/insts/misc.isa
diff options
context:
space:
mode:
authorAli Saidi <Ali.Saidi@ARM.com>2011-01-18 16:30:02 -0600
committerAli Saidi <Ali.Saidi@ARM.com>2011-01-18 16:30:02 -0600
commit0f9a3671b6d12f887501bc80ca50bb23c383686d (patch)
tree5406b672b12e85c0654362272350cb50057be595 /src/arch/arm/isa/insts/misc.isa
parent96375409ea7a5593ddd7f4f723db349921f35142 (diff)
downloadgem5-0f9a3671b6d12f887501bc80ca50bb23c383686d.tar.xz
ARM: Add support for moving predicated false dest operands from sources.
Diffstat (limited to 'src/arch/arm/isa/insts/misc.isa')
-rw-r--r--src/arch/arm/isa/insts/misc.isa3
1 files changed, 1 insertions, 2 deletions
diff --git a/src/arch/arm/isa/insts/misc.isa b/src/arch/arm/isa/insts/misc.isa
index a1cf895f8..68320d3c5 100644
--- a/src/arch/arm/isa/insts/misc.isa
+++ b/src/arch/arm/isa/insts/misc.isa
@@ -467,8 +467,7 @@ let {{
exec_output += PredOpExecute.subst(usada8Iop)
bkptCode = 'return new PrefetchAbort(PC, ArmFault::DebugEvent);\n'
- bkptIop = InstObjParams("bkpt", "BkptInst", "ArmStaticInst",
- bkptCode)
+ bkptIop = InstObjParams("bkpt", "BkptInst", "PredOp", bkptCode)
header_output += BasicDeclare.subst(bkptIop)
decoder_output += BasicConstructor.subst(bkptIop)
exec_output += BasicExecute.subst(bkptIop)