summaryrefslogtreecommitdiff
path: root/src/arch/arm/isa/insts/str.isa
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:01 -0500
committerGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:01 -0500
commit04300e33d49e5697565eb39956849a18ad74ea45 (patch)
treef265420ef4bd8ac8284e03b8437d0c6da0af6728 /src/arch/arm/isa/insts/str.isa
parentdeb6e8f805e162dd6a33b154e6a635acc0d7c132 (diff)
downloadgem5-04300e33d49e5697565eb39956849a18ad74ea45.tar.xz
ARM: Remove the special naming for the new memory instructions.
These are the only memory instructions now.
Diffstat (limited to 'src/arch/arm/isa/insts/str.isa')
-rw-r--r--src/arch/arm/isa/insts/str.isa16
1 files changed, 8 insertions, 8 deletions
diff --git a/src/arch/arm/isa/insts/str.isa b/src/arch/arm/isa/insts/str.isa
index e72ca6e41..3349ba029 100644
--- a/src/arch/arm/isa/insts/str.isa
+++ b/src/arch/arm/isa/insts/str.isa
@@ -66,10 +66,10 @@ let {{
(newHeader,
newDecoder,
- newExec) = newLoadStoreBase(name, Name, imm,
- eaCode, accCode,
- memFlags, instFlags,
- base, execTemplateBase = 'Store')
+ newExec) = loadStoreBase(name, Name, imm,
+ eaCode, accCode,
+ memFlags, instFlags,
+ base, execTemplateBase = 'Store')
header_output += newHeader
decoder_output += newDecoder
@@ -95,7 +95,7 @@ let {{
accCode = "Mem%s = Dest;\n" % buildMemSuffix(sign, size)
if writeback:
accCode += "Base = Base %s;\n" % offset
- base = buildMemBase("MemoryNewImm", post, writeback)
+ base = buildMemBase("MemoryImm", post, writeback)
emitStore(name, Name, True, eaCode, accCode, [], [], base)
@@ -120,7 +120,7 @@ let {{
accCode = "Mem%s = Dest;\n" % buildMemSuffix(sign, size)
if writeback:
accCode += "Base = Base %s;\n" % offset
- base = buildMemBase("MemoryNewReg", post, writeback)
+ base = buildMemBase("MemoryReg", post, writeback)
emitStore(name, Name, False, eaCode, accCode, [], [], base)
@@ -142,7 +142,7 @@ let {{
accCode = 'Mem.ud = (Rdo.ud & mask(32)) | (Rde.ud << 32);'
if writeback:
accCode += "Base = Base %s;\n" % offset
- base = buildMemBase("MemoryNewImm", post, writeback)
+ base = buildMemBase("MemoryImm", post, writeback)
emitStore(name, Name, True, eaCode, accCode, [], [], base)
@@ -165,7 +165,7 @@ let {{
accCode = 'Mem.ud = (Rdo.ud & mask(32)) | (Rde.ud << 32);'
if writeback:
accCode += "Base = Base %s;\n" % offset
- base = buildMemBase("MemoryNewReg", post, writeback)
+ base = buildMemBase("MemoryReg", post, writeback)
emitStore(name, Name, False, eaCode, accCode, [], [], base)