diff options
author | Gabe Black <gabeblack@google.com> | 2017-12-13 00:53:34 -0800 |
---|---|---|
committer | Gabe Black <gabeblack@google.com> | 2017-12-13 23:51:59 +0000 |
commit | f6486a1bbe7714850980b9669d44ef8dec343a2a (patch) | |
tree | 8b782bd047fb997f1bd6c3dd8cdc8e39de288c92 /src/arch/arm/isa/insts/str64.isa | |
parent | 93a168c25e5bb396ee749d25a2ab80ce7bec1764 (diff) | |
download | gem5-f6486a1bbe7714850980b9669d44ef8dec343a2a.tar.xz |
arm,sparc,x86,base,cpu,sim: Replace the Twin(32|64)_t types with.
Replace them with std::array<>s.
Change-Id: I76624c87a1cd9b21c386a96147a18de92b8a8a34
Reviewed-on: https://gem5-review.googlesource.com/6602
Maintainer: Gabe Black <gabeblack@google.com>
Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Reviewed-by: Jason Lowe-Power <jason@lowepower.com>
Diffstat (limited to 'src/arch/arm/isa/insts/str64.isa')
-rw-r--r-- | src/arch/arm/isa/insts/str64.isa | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/src/arch/arm/isa/insts/str64.isa b/src/arch/arm/isa/insts/str64.isa index 0b153c1ec..324d1fc69 100644 --- a/src/arch/arm/isa/insts/str64.isa +++ b/src/arch/arm/isa/insts/str64.isa @@ -226,9 +226,9 @@ let {{ accCode = ''' // This temporary needs to be here so that the parser // will correctly identify this instruction as a store. - Twin64_t temp; - temp.a = XDest_ud; - temp.b = XDest2_ud; + std::array<uint64_t, 2> temp; + temp[0] = XDest_ud; + temp[1] = XDest2_ud; Mem_tud = temp; ''' self.codeBlobs["memacc_code"] = accCode |