summaryrefslogtreecommitdiff
path: root/src/arch/arm/isa/operands.isa
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2011-07-05 16:52:15 -0700
committerGabe Black <gblack@eecs.umich.edu>2011-07-05 16:52:15 -0700
commit63a934d152024c093dc02cc94ad6b29607615af4 (patch)
tree796b6cd7a1c2cfa6d5a3c532409c4802df7ab755 /src/arch/arm/isa/operands.isa
parentf16179eb213acdbf4d86a1a50a1facc56c9e660d (diff)
downloadgem5-63a934d152024c093dc02cc94ad6b29607615af4.tar.xz
ISA parser: Define operand types with a ctype directly.
Diffstat (limited to 'src/arch/arm/isa/operands.isa')
-rw-r--r--src/arch/arm/isa/operands.isa20
1 files changed, 10 insertions, 10 deletions
diff --git a/src/arch/arm/isa/operands.isa b/src/arch/arm/isa/operands.isa
index a07ee8088..62684f5af 100644
--- a/src/arch/arm/isa/operands.isa
+++ b/src/arch/arm/isa/operands.isa
@@ -40,16 +40,16 @@
// Authors: Stephen Hines
def operand_types {{
- 'sb' : ('signed int', 8),
- 'ub' : ('unsigned int', 8),
- 'sh' : ('signed int', 16),
- 'uh' : ('unsigned int', 16),
- 'sw' : ('signed int', 32),
- 'uw' : ('unsigned int', 32),
- 'ud' : ('unsigned int', 64),
- 'tud' : ('twin64 int', 64),
- 'sf' : ('float', 32),
- 'df' : ('float', 64)
+ 'sb' : 'int8_t',
+ 'ub' : 'uint8_t',
+ 'sh' : 'int16_t',
+ 'uh' : 'uint16_t',
+ 'sw' : 'int32_t',
+ 'uw' : 'uint32_t',
+ 'ud' : 'uint64_t',
+ 'tud' : 'Twin64_t',
+ 'sf' : 'float',
+ 'df' : 'double'
}};
let {{