diff options
| author | Gabe Black <gblack@eecs.umich.edu> | 2010-06-02 12:58:08 -0500 |
|---|---|---|
| committer | Gabe Black <gblack@eecs.umich.edu> | 2010-06-02 12:58:08 -0500 |
| commit | f9d1bba22a9e73ab45c0e255ca70eb509915181a (patch) | |
| tree | 87e1104eb281ff4029982fee368d5066852d14b3 /src/arch/arm/isa/operands.isa | |
| parent | 6aa229386dcd8b6d15529a0acdf8e3040dfeb337 (diff) | |
| download | gem5-f9d1bba22a9e73ab45c0e255ca70eb509915181a.tar.xz | |
ARM: Add a version of the Dest and Op1 operands for accessing the MiscRegs.
Diffstat (limited to 'src/arch/arm/isa/operands.isa')
| -rw-r--r-- | src/arch/arm/isa/operands.isa | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/arch/arm/isa/operands.isa b/src/arch/arm/isa/operands.isa index e2b73e2e2..903982f29 100644 --- a/src/arch/arm/isa/operands.isa +++ b/src/arch/arm/isa/operands.isa @@ -94,12 +94,14 @@ def operands {{ maybePCRead, maybeIWPCWrite), 'AIWDest': ('IntReg', 'uw', 'dest', 'IsInteger', 0, maybePCRead, maybeAIWPCWrite), + 'MiscDest': ('ControlReg', 'uw', 'dest', (None, None, 'IsControl'), 0), 'Base': ('IntReg', 'uw', 'base', 'IsInteger', 1, maybeAlignedPCRead, maybePCWrite), 'Index': ('IntReg', 'uw', 'index', 'IsInteger', 2, maybePCRead, maybePCWrite), 'Op1': ('IntReg', 'uw', 'op1', 'IsInteger', 3, maybePCRead, maybePCWrite), + 'MiscOp1': ('ControlReg', 'uw', 'op1', (None, None, 'IsControl'), 0), 'Op2': ('IntReg', 'uw', 'op2', 'IsInteger', 4, maybePCRead, maybePCWrite), 'Op3': ('IntReg', 'uw', 'op3', 'IsInteger', 4, |