summaryrefslogtreecommitdiff
path: root/src/arch/arm/isa/templates/misc.isa
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:12 -0500
committerGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:12 -0500
commit6976b4890a307a2d8584b4e512e3f6d728e59ad5 (patch)
tree7da45cfa95788995d576793b49a9d7eb1c4c948e /src/arch/arm/isa/templates/misc.isa
parent186cfe3ae30970b43c09cccab6f004ea7d720838 (diff)
downloadgem5-6976b4890a307a2d8584b4e512e3f6d728e59ad5.tar.xz
ARM: Add a RegRegImmOp base class.
Diffstat (limited to 'src/arch/arm/isa/templates/misc.isa')
-rw-r--r--src/arch/arm/isa/templates/misc.isa25
1 files changed, 25 insertions, 0 deletions
diff --git a/src/arch/arm/isa/templates/misc.isa b/src/arch/arm/isa/templates/misc.isa
index e880b03ec..6f782ba58 100644
--- a/src/arch/arm/isa/templates/misc.isa
+++ b/src/arch/arm/isa/templates/misc.isa
@@ -215,6 +215,31 @@ def template RegRegRegOpConstructor {{
}
}};
+def template RegRegImmOpDeclare {{
+class %(class_name)s : public %(base_class)s
+{
+ protected:
+ public:
+ // Constructor
+ %(class_name)s(ExtMachInst machInst,
+ IntRegIndex _dest, IntRegIndex _op1,
+ uint64_t _imm);
+ %(BasicExecDeclare)s
+};
+}};
+
+def template RegRegImmOpConstructor {{
+ inline %(class_name)s::%(class_name)s(ExtMachInst machInst,
+ IntRegIndex _dest,
+ IntRegIndex _op1,
+ uint64_t _imm)
+ : %(base_class)s("%(mnemonic)s", machInst, %(op_class)s,
+ _dest, _op1, _imm)
+ {
+ %(constructor)s;
+ }
+}};
+
def template RegRegImmImmOpDeclare {{
class %(class_name)s : public %(base_class)s
{