summaryrefslogtreecommitdiff
path: root/src/arch/arm/isa/templates/misc.isa
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:07 -0500
committerGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:07 -0500
commitc643b1c2749703b7823d665a7d89d0333f5c6e95 (patch)
treecb9f0c6bbe54fae00f0803830bc9b2a04eea2bf3 /src/arch/arm/isa/templates/misc.isa
parent64ade8316ee563448d8c8f98a70cc4d9d0c66707 (diff)
downloadgem5-c643b1c2749703b7823d665a7d89d0333f5c6e95.tar.xz
ARM: Add a base class to support usada8.
Diffstat (limited to 'src/arch/arm/isa/templates/misc.isa')
-rw-r--r--src/arch/arm/isa/templates/misc.isa26
1 files changed, 26 insertions, 0 deletions
diff --git a/src/arch/arm/isa/templates/misc.isa b/src/arch/arm/isa/templates/misc.isa
index 8e781b540..7a9a35ec9 100644
--- a/src/arch/arm/isa/templates/misc.isa
+++ b/src/arch/arm/isa/templates/misc.isa
@@ -146,6 +146,32 @@ def template RegRegRegImmOpConstructor {{
}
}};
+def template RegRegRegRegOpDeclare {{
+class %(class_name)s : public %(base_class)s
+{
+ protected:
+ public:
+ // Constructor
+ %(class_name)s(ExtMachInst machInst,
+ IntRegIndex _dest, IntRegIndex _op1,
+ IntRegIndex _op2, IntRegIndex _op3);
+ %(BasicExecDeclare)s
+};
+}};
+
+def template RegRegRegRegOpConstructor {{
+ inline %(class_name)s::%(class_name)s(ExtMachInst machInst,
+ IntRegIndex _dest,
+ IntRegIndex _op1,
+ IntRegIndex _op2,
+ IntRegIndex _op3)
+ : %(base_class)s("%(mnemonic)s", machInst, %(op_class)s,
+ _dest, _op1, _op2, _op3)
+ {
+ %(constructor)s;
+ }
+}};
+
def template RegRegRegOpDeclare {{
class %(class_name)s : public %(base_class)s
{