diff options
author | Gabe Black <gblack@eecs.umich.edu> | 2010-06-02 12:58:10 -0500 |
---|---|---|
committer | Gabe Black <gblack@eecs.umich.edu> | 2010-06-02 12:58:10 -0500 |
commit | ec4cd00b1101d7436ff2019dfc9fc1c09442c9c9 (patch) | |
tree | 9bf1a2f687e2103d6f099a0e421a641717b3b45a /src/arch/arm/isa | |
parent | 1ada9d48802ad2bccb1c1d9269797778198038fd (diff) | |
download | gem5-ec4cd00b1101d7436ff2019dfc9fc1c09442c9c9.tar.xz |
ARM: Add a base class for the RFE instruction.
Diffstat (limited to 'src/arch/arm/isa')
-rw-r--r-- | src/arch/arm/isa/templates/mem.isa | 30 |
1 files changed, 30 insertions, 0 deletions
diff --git a/src/arch/arm/isa/templates/mem.isa b/src/arch/arm/isa/templates/mem.isa index 6e76b07c1..e44fe41db 100644 --- a/src/arch/arm/isa/templates/mem.isa +++ b/src/arch/arm/isa/templates/mem.isa @@ -294,6 +294,26 @@ def template StoreCompleteAcc {{ } }}; +def template RfeDeclare {{ + /** + * Static instruction class for "%(mnemonic)s". + */ + class %(class_name)s : public %(base_class)s + { + public: + + /// Constructor. + %(class_name)s(ExtMachInst machInst, + uint32_t _base, int _mode, bool _wb); + + %(BasicExecDeclare)s + + %(InitiateAccDeclare)s + + %(CompleteAccDeclare)s + }; +}}; + def template SwapDeclare {{ /** * Static instruction class for "%(mnemonic)s". @@ -408,6 +428,16 @@ def template CompleteAccDeclare {{ Fault completeAcc(PacketPtr, %(CPU_exec_context)s *, Trace::InstRecord *) const; }}; +def template RfeConstructor {{ + inline %(class_name)s::%(class_name)s(ExtMachInst machInst, + uint32_t _base, int _mode, bool _wb) + : %(base_class)s("%(mnemonic)s", machInst, %(op_class)s, + (IntRegIndex)_base, (AddrMode)_mode, _wb) + { + %(constructor)s; + } +}}; + def template SwapConstructor {{ inline %(class_name)s::%(class_name)s(ExtMachInst machInst, uint32_t _dest, uint32_t _op1, uint32_t _base) |