diff options
| author | Gabe Black <gabeblack@google.com> | 2018-10-13 01:25:30 -0700 |
|---|---|---|
| committer | Gabe Black <gabeblack@google.com> | 2019-01-22 21:12:16 +0000 |
| commit | 774770a6410abb129e2a19de1ca50d7c0c311fef (patch) | |
| tree | 579e460775987782f64103e784527b2ae342eb14 /src/arch/arm/isa_device.cc | |
| parent | 2b80f588ab44c571c0355cd1b343fdd82f6f7b96 (diff) | |
| download | gem5-774770a6410abb129e2a19de1ca50d7c0c311fef.tar.xz | |
arm: Get rid of some register type definitions.
These are IntReg, FloatReg, FloatRegBits, and MiscReg. These have been
supplanted by the global types RegVal and FloatRegVal.
Change-Id: Ief1cd85d0eff7156282ddb1ce168a2a5677f7435
Reviewed-on: https://gem5-review.googlesource.com/c/13625
Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
Diffstat (limited to 'src/arch/arm/isa_device.cc')
| -rw-r--r-- | src/arch/arm/isa_device.cc | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/arch/arm/isa_device.cc b/src/arch/arm/isa_device.cc index 110104fe4..60c0d21e7 100644 --- a/src/arch/arm/isa_device.cc +++ b/src/arch/arm/isa_device.cc @@ -58,14 +58,14 @@ BaseISADevice::setISA(ISA *_isa) } void -DummyISADevice::setMiscReg(int misc_reg, MiscReg val) +DummyISADevice::setMiscReg(int misc_reg, RegVal val) { warn("Ignoring write of 0x%lx to miscreg %s\n", val, miscRegName[misc_reg]); } -MiscReg +RegVal DummyISADevice::readMiscReg(int misc_reg) { warn("Returning zero for read from miscreg %s\n", miscRegName[misc_reg]); |