summaryrefslogtreecommitdiff
path: root/src/arch/arm/isa_traits.hh
diff options
context:
space:
mode:
authorAli Saidi <Ali.Saidi@ARM.com>2010-06-02 12:58:13 -0500
committerAli Saidi <Ali.Saidi@ARM.com>2010-06-02 12:58:13 -0500
commit5e6d28996ae80f2bd3afeadbb3454a9d1958e3a2 (patch)
tree8bf8082c864205dbd4b5f997161c42d1423bd413 /src/arch/arm/isa_traits.hh
parentaec73ba6af62c8da66fb40e015671541708c1723 (diff)
downloadgem5-5e6d28996ae80f2bd3afeadbb3454a9d1958e3a2.tar.xz
ARM: Move PC mode bits around so they can be used for exectrace
Diffstat (limited to 'src/arch/arm/isa_traits.hh')
-rw-r--r--src/arch/arm/isa_traits.hh7
1 files changed, 7 insertions, 0 deletions
diff --git a/src/arch/arm/isa_traits.hh b/src/arch/arm/isa_traits.hh
index 00c4c2932..4cffe3bec 100644
--- a/src/arch/arm/isa_traits.hh
+++ b/src/arch/arm/isa_traits.hh
@@ -121,6 +121,13 @@ namespace ArmISA
// Memory accesses cannot be unaligned
const bool HasUnalignedMemAcc = false;
+
+ // These otherwise unused bits of the PC are used to select a mode
+ // like the J and T bits of the CPSR.
+ static const Addr PcJBitShift = 33;
+ static const Addr PcTBitShift = 34;
+ static const Addr PcModeMask = (ULL(1) << PcJBitShift) |
+ (ULL(1) << PcTBitShift);
};
using namespace ArmISA;