summaryrefslogtreecommitdiff
path: root/src/arch/arm/miscregs.cc
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2019-03-11 16:02:26 -0700
committerGabe Black <gabeblack@google.com>2019-03-29 22:44:29 +0000
commite65a89e39b1c86e002e28a515508f5302a91a58f (patch)
tree357426716a6ed865287f68f683b5991026237bb3 /src/arch/arm/miscregs.cc
parent9a042daa84630d2d0d286947005e96448fb5114a (diff)
downloadgem5-e65a89e39b1c86e002e28a515508f5302a91a58f.tar.xz
systemc: Create unified gem5/TLM bridge SimObjects.
These objects expose a standard TLM initiator or target socket with width 64, and a gem5 slave or master port. What goes in one type of port comes out the other with the appropriate conversion applied. Change-Id: I65e07f746d46d3db0197968b78fffc5ddaede9bf Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/17232 Reviewed-by: Gabe Black <gabeblack@google.com> Maintainer: Gabe Black <gabeblack@google.com>
Diffstat (limited to 'src/arch/arm/miscregs.cc')
0 files changed, 0 insertions, 0 deletions