summaryrefslogtreecommitdiff
path: root/src/arch/arm/miscregs.hh
diff options
context:
space:
mode:
authorGiacomo Travaglini <giacomo.travaglini@arm.com>2018-01-24 15:53:43 +0000
committerGiacomo Travaglini <giacomo.travaglini@arm.com>2018-02-16 09:32:53 +0000
commit8e17f07c295cec854d89cbf427bbd2f8dd915eda (patch)
tree474b9791cdbb5920fa3b3ceff107b82d9a62184c /src/arch/arm/miscregs.hh
parent94553f32d8dbb7979dbeb0e6bafaa5db1985db1e (diff)
downloadgem5-8e17f07c295cec854d89cbf427bbd2f8dd915eda.tar.xz
arch-arm: Arch regs and pseudo regs distinction
A new identifier has been introduced: NUM_PHYS_MISCREGS, which is used as a boundary for the number of physical (real) Misc registers in the system. Pseudo registers (like CP15_UNIMPL) have been moved after the NUM_PHYS_MISCREGS identifier, so that their enum number is (NUM_PHYS_MISCREGS < number < NUM_MISCREGS). Moving away those registers has created some free slots that can be used for future Misc register implementation. SERIALIZE and UNSERIALIZE now only save/restore PHYSICAL Misc Registers. This allows us to define as many pseudo registers as we want without being concerned about checkpoint compatibility. Change-Id: I7e297b814eeaa4bee640e81bee625fb66710af45 Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-on: https://gem5-review.googlesource.com/7921 Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
Diffstat (limited to 'src/arch/arm/miscregs.hh')
-rw-r--r--src/arch/arm/miscregs.hh44
1 files changed, 35 insertions, 9 deletions
diff --git a/src/arch/arm/miscregs.hh b/src/arch/arm/miscregs.hh
index 8cfa01345..cb4dcab8c 100644
--- a/src/arch/arm/miscregs.hh
+++ b/src/arch/arm/miscregs.hh
@@ -1,5 +1,5 @@
/*
- * Copyright (c) 2010-2017 ARM Limited
+ * Copyright (c) 2010-2018 ARM Limited
* All rights reserved
*
* The license below extends only to copyright in the software and shall
@@ -666,15 +666,32 @@ namespace ArmISA
MISCREG_CBAR_EL1, // 598
MISCREG_CONTEXTIDR_EL2, // 599
+ // These MISCREG_FREESLOT are available Misc Register
+ // slots for future registers to be implemented.
+ MISCREG_FREESLOT_1, // 600
+ MISCREG_FREESLOT_2, // 601
+ MISCREG_FREESLOT_3, // 602
+ MISCREG_FREESLOT_4, // 603
+ MISCREG_FREESLOT_5, // 604
+ MISCREG_FREESLOT_6, // 605
+
+ // NUM_PHYS_MISCREGS specifies the number of actual physical
+ // registers, not considering the following pseudo-registers
+ // (dummy registers), like UNKNOWN, CP15_UNIMPL...
+ // Checkpointing should use this physical index when
+ // saving/restoring register values.
+ NUM_PHYS_MISCREGS = 606, // 606
+
// Dummy registers
- MISCREG_NOP, // 600
- MISCREG_RAZ, // 601
- MISCREG_CP14_UNIMPL, // 602
- MISCREG_CP15_UNIMPL, // 603
- MISCREG_A64_UNIMPL, // 604
- MISCREG_UNKNOWN, // 605
-
- NUM_MISCREGS // 606
+ MISCREG_NOP,
+ MISCREG_RAZ,
+ MISCREG_CP14_UNIMPL,
+ MISCREG_CP15_UNIMPL,
+ MISCREG_A64_UNIMPL,
+ MISCREG_UNKNOWN,
+
+ // Total number of Misc Registers: Physical + Dummy
+ NUM_MISCREGS
};
enum MiscRegInfo {
@@ -1348,6 +1365,15 @@ namespace ArmISA
"cbar_el1",
"contextidr_el2",
+ "freeslot1",
+ "freeslot2",
+ "freeslot3",
+ "freeslot4",
+ "freeslot5",
+ "freeslot6",
+
+ "num_phys_regs",
+
// Dummy registers
"nop",
"raz",