summaryrefslogtreecommitdiff
path: root/src/arch/arm/miscregs.hh
diff options
context:
space:
mode:
authorAli Saidi <Ali.Saidi@ARM.com>2011-09-13 12:06:13 -0500
committerAli Saidi <Ali.Saidi@ARM.com>2011-09-13 12:06:13 -0500
commit0c29a97ba90b6416014efee232efd9fea2f974d6 (patch)
tree935b0361a700936e96e7681dcdb2fc89793fd7df /src/arch/arm/miscregs.hh
parente4830ad2eb85b9fef8f6e01b6bcbe34983f1d912 (diff)
downloadgem5-0c29a97ba90b6416014efee232efd9fea2f974d6.tar.xz
Prefetch: Don't prefetch if address is in the write queue.
Check that we're not currently writing back an address the prefetcher is trying to prefetch before issuing it. We previously checked the mshrQueue and the cache itself, but forgot to check the writeBuffer. This fixes a memory corrucption issue with an L2 prefetcher.
Diffstat (limited to 'src/arch/arm/miscregs.hh')
0 files changed, 0 insertions, 0 deletions