summaryrefslogtreecommitdiff
path: root/src/arch/arm/miscregs.hh
diff options
context:
space:
mode:
authorNikos Nikoleris <nikos.nikoleris@arm.com>2017-02-27 15:57:31 +0000
committerAndreas Sandberg <andreas.sandberg@arm.com>2017-04-03 16:39:00 +0000
commit4b164f8382e78e26dc796559ee58ee31abca5d4c (patch)
treeb88e294f121a6399d378afe941432769dc09cf97 /src/arch/arm/miscregs.hh
parent31199bba53493bcfb4d130d8c739d698d21b5dd5 (diff)
downloadgem5-4b164f8382e78e26dc796559ee58ee31abca5d4c.tar.xz
arm: Treat Write-Through Normal memory as Non-Cacheable
A completed write to a memory location that is Write-Through Cacheable has to be visible to an external observer without the need of explicit cache maintenance. This change adds support for Write-Through Cacheable Normal memory and treats it as Non-cacheable. This incurs a small penalty as accesses to the memory do not fill in the cache but does not violate the properties of the memory type. Change-Id: Iee17ef9d952a550be9ad660b1e60e9f6c4ef2c2d Reviewed-by: Giacomo Gabrielli <giacomo.gabrielli@arm.com> Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-on: https://gem5-review.googlesource.com/2280 Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-by: Jason Lowe-Power <jason@lowepower.com>
Diffstat (limited to 'src/arch/arm/miscregs.hh')
0 files changed, 0 insertions, 0 deletions