summaryrefslogtreecommitdiff
path: root/src/arch/arm/miscregs.hh
diff options
context:
space:
mode:
authorCurtis Dunham <Curtis.Dunham@arm.com>2016-12-19 11:03:27 -0600
committerCurtis Dunham <Curtis.Dunham@arm.com>2016-12-19 11:03:27 -0600
commit19d90956eb915256fe43ec762d2d450dfdccad04 (patch)
tree15fc7466b16a4078af42c48306b5ab20dbc189a8 /src/arch/arm/miscregs.hh
parentbbd3703fbb3a1f9034143de471eca66a6a497fbb (diff)
downloadgem5-19d90956eb915256fe43ec762d2d450dfdccad04.tar.xz
arm: update AArch{64,32} register mappings
Change-Id: Idaaaeb3f7b1a0bdbf18d8e2d46686c78bb411317 Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Diffstat (limited to 'src/arch/arm/miscregs.hh')
-rw-r--r--src/arch/arm/miscregs.hh8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/arch/arm/miscregs.hh b/src/arch/arm/miscregs.hh
index f92cc7115..742295c29 100644
--- a/src/arch/arm/miscregs.hh
+++ b/src/arch/arm/miscregs.hh
@@ -133,9 +133,9 @@ namespace ArmISA
MISCREG_DBGDEVID2, // 72
MISCREG_DBGDEVID1, // 73
MISCREG_DBGDEVID0, // 74
- MISCREG_TEECR, // 75
+ MISCREG_TEECR, // 75, not in ARM DDI 0487A.b+
MISCREG_JIDR, // 76
- MISCREG_TEEHBR, // 77
+ MISCREG_TEEHBR, // 77, not in ARM DDI 0487A.b+
MISCREG_JOSCR, // 78
MISCREG_JMCR, // 79
@@ -420,8 +420,8 @@ namespace ArmISA
MISCREG_DBGCLAIMSET_EL1, // 355
MISCREG_DBGCLAIMCLR_EL1, // 356
MISCREG_DBGAUTHSTATUS_EL1, // 357
- MISCREG_TEECR32_EL1, // 358
- MISCREG_TEEHBR32_EL1, // 359
+ MISCREG_TEECR32_EL1, // 358, not in ARM DDI 0487A.b+
+ MISCREG_TEEHBR32_EL1, // 359, not in ARM DDI 0487A.b+
// AArch64 registers (Op0=1,3)
MISCREG_MIDR_EL1, // 360