summaryrefslogtreecommitdiff
path: root/src/arch/arm/process.hh
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2018-10-13 01:25:30 -0700
committerGabe Black <gabeblack@google.com>2019-01-22 21:12:16 +0000
commit774770a6410abb129e2a19de1ca50d7c0c311fef (patch)
tree579e460775987782f64103e784527b2ae342eb14 /src/arch/arm/process.hh
parent2b80f588ab44c571c0355cd1b343fdd82f6f7b96 (diff)
downloadgem5-774770a6410abb129e2a19de1ca50d7c0c311fef.tar.xz
arm: Get rid of some register type definitions.
These are IntReg, FloatReg, FloatRegBits, and MiscReg. These have been supplanted by the global types RegVal and FloatRegVal. Change-Id: Ief1cd85d0eff7156282ddb1ce168a2a5677f7435 Reviewed-on: https://gem5-review.googlesource.com/c/13625 Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
Diffstat (limited to 'src/arch/arm/process.hh')
-rw-r--r--src/arch/arm/process.hh18
1 files changed, 10 insertions, 8 deletions
diff --git a/src/arch/arm/process.hh b/src/arch/arm/process.hh
index 2b4786cce..bdd82f847 100644
--- a/src/arch/arm/process.hh
+++ b/src/arch/arm/process.hh
@@ -87,10 +87,11 @@ class ArmProcess32 : public ArmProcess
public:
- ArmISA::IntReg getSyscallArg(ThreadContext *tc, int &i, int width) override;
- ArmISA::IntReg getSyscallArg(ThreadContext *tc, int &i) override;
- void setSyscallArg(ThreadContext *tc, int i, ArmISA::IntReg val) override;
- void setSyscallReturn(ThreadContext *tc, SyscallReturn return_value) override;
+ RegVal getSyscallArg(ThreadContext *tc, int &i, int width) override;
+ RegVal getSyscallArg(ThreadContext *tc, int &i) override;
+ void setSyscallArg(ThreadContext *tc, int i, RegVal val) override;
+ void setSyscallReturn(ThreadContext *tc,
+ SyscallReturn return_value) override;
};
class ArmProcess64 : public ArmProcess
@@ -106,10 +107,11 @@ class ArmProcess64 : public ArmProcess
public:
- ArmISA::IntReg getSyscallArg(ThreadContext *tc, int &i, int width) override;
- ArmISA::IntReg getSyscallArg(ThreadContext *tc, int &i) override;
- void setSyscallArg(ThreadContext *tc, int i, ArmISA::IntReg val) override;
- void setSyscallReturn(ThreadContext *tc, SyscallReturn return_value) override;
+ RegVal getSyscallArg(ThreadContext *tc, int &i, int width) override;
+ RegVal getSyscallArg(ThreadContext *tc, int &i) override;
+ void setSyscallArg(ThreadContext *tc, int i, RegVal val) override;
+ void setSyscallReturn(ThreadContext *tc,
+ SyscallReturn return_value) override;
};
#endif // __ARM_PROCESS_HH__