summaryrefslogtreecommitdiff
path: root/src/arch/arm
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:06 -0500
committerGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:06 -0500
commit8ba812f1fbcf44b21fa7967380bfae0499dbfd35 (patch)
treef0a3c5ecaed248cb38bf5123c04241ac264b500a /src/arch/arm
parenta895514d35d4011f3110ad4d8290287d7b7b6856 (diff)
downloadgem5-8ba812f1fbcf44b21fa7967380bfae0499dbfd35.tar.xz
ARM: Implement signed add/subtract and subtract/add.
Diffstat (limited to 'src/arch/arm')
-rw-r--r--src/arch/arm/isa/insts/data.isa40
1 files changed, 40 insertions, 0 deletions
diff --git a/src/arch/arm/isa/insts/data.isa b/src/arch/arm/isa/insts/data.isa
index 4efbae574..73871c873 100644
--- a/src/arch/arm/isa/insts/data.isa
+++ b/src/arch/arm/isa/insts/data.isa
@@ -428,6 +428,46 @@ let {{
Dest = resTemp;
resTemp = geBits;
''', flagType="ge", buildNonCc=False)
+ buildRegDataInst("sasx", '''
+ int32_t midRes, geBits = 0;
+ resTemp = 0;
+ int64_t arg1Low = sext<16>(bits(Op1.sw, 15, 0));
+ int64_t arg1High = sext<16>(bits(Op1.sw, 31, 16));
+ int64_t arg2Low = sext<16>(bits(Op2.sw, 15, 0));
+ int64_t arg2High = sext<16>(bits(Op2.sw, 31, 16));
+ midRes = arg1Low - arg2High;
+ if (midRes >= 0) {
+ geBits = geBits | 0x3;
+ }
+ replaceBits(resTemp, 15, 0, midRes);
+ midRes = arg1High + arg2Low;
+ if (midRes >= 0) {
+ geBits = geBits | 0xc;
+ }
+ replaceBits(resTemp, 31, 16, midRes);
+ Dest = resTemp;
+ resTemp = geBits;
+ ''', flagType="ge", buildNonCc=True)
+ buildRegDataInst("ssax", '''
+ int32_t midRes, geBits = 0;
+ resTemp = 0;
+ int64_t arg1Low = sext<16>(bits(Op1.sw, 15, 0));
+ int64_t arg1High = sext<16>(bits(Op1.sw, 31, 16));
+ int64_t arg2Low = sext<16>(bits(Op2.sw, 15, 0));
+ int64_t arg2High = sext<16>(bits(Op2.sw, 31, 16));
+ midRes = arg1Low + arg2High;
+ if (midRes >= 0) {
+ geBits = geBits | 0x3;
+ }
+ replaceBits(resTemp, 15, 0, midRes);
+ midRes = arg1High - arg2Low;
+ if (midRes >= 0) {
+ geBits = geBits | 0xc;
+ }
+ replaceBits(resTemp, 31, 16, midRes);
+ Dest = resTemp;
+ resTemp = geBits;
+ ''', flagType="ge", buildNonCc=True)
buildRegDataInst("uqadd16", '''
uint32_t midRes;