diff options
author | Andreas Hansson <andreas.hansson@arm.com> | 2014-01-24 15:29:30 -0600 |
---|---|---|
committer | Andreas Hansson <andreas.hansson@arm.com> | 2014-01-24 15:29:30 -0600 |
commit | cfc4a999828a5b51f4c514e3a7c47b4eebc450b9 (patch) | |
tree | d84604c311cecf8c2ab48931a8b61b7bc637eef4 /src/arch/arm | |
parent | 9633282fc8f152ba897347d38fa85a7b374e3d1e (diff) | |
download | gem5-cfc4a999828a5b51f4c514e3a7c47b4eebc450b9.tar.xz |
arch: Make all register index flattening const
This patch makes all the register index flattening methods const for
all the ISAs. As part of this, readMiscRegNoEffect for ARM is also
made const.
Diffstat (limited to 'src/arch/arm')
-rw-r--r-- | src/arch/arm/isa.cc | 2 | ||||
-rw-r--r-- | src/arch/arm/isa.hh | 10 |
2 files changed, 6 insertions, 6 deletions
diff --git a/src/arch/arm/isa.cc b/src/arch/arm/isa.cc index 2b67e6cf6..86be2803d 100644 --- a/src/arch/arm/isa.cc +++ b/src/arch/arm/isa.cc @@ -177,7 +177,7 @@ ISA::clear() } MiscReg -ISA::readMiscRegNoEffect(int misc_reg) +ISA::readMiscRegNoEffect(int misc_reg) const { assert(misc_reg < NumMiscRegs); diff --git a/src/arch/arm/isa.hh b/src/arch/arm/isa.hh index 6fd57549a..c747fc770 100644 --- a/src/arch/arm/isa.hh +++ b/src/arch/arm/isa.hh @@ -96,13 +96,13 @@ namespace ArmISA public: void clear(); - MiscReg readMiscRegNoEffect(int misc_reg); + MiscReg readMiscRegNoEffect(int misc_reg) const; MiscReg readMiscReg(int misc_reg, ThreadContext *tc); void setMiscRegNoEffect(int misc_reg, const MiscReg &val); void setMiscReg(int misc_reg, const MiscReg &val, ThreadContext *tc); int - flattenIntIndex(int reg) + flattenIntIndex(int reg) const { assert(reg >= 0); if (reg < NUM_ARCH_INTREGS) { @@ -135,20 +135,20 @@ namespace ArmISA } int - flattenFloatIndex(int reg) + flattenFloatIndex(int reg) const { return reg; } // dummy int - flattenCCIndex(int reg) + flattenCCIndex(int reg) const { return reg; } int - flattenMiscIndex(int reg) + flattenMiscIndex(int reg) const { if (reg == MISCREG_SPSR) { int spsr_idx = NUM_MISCREGS; |