diff options
| author | Ali Saidi <Ali.Saidi@ARM.com> | 2010-11-15 14:04:03 -0600 |
|---|---|---|
| committer | Ali Saidi <Ali.Saidi@ARM.com> | 2010-11-15 14:04:03 -0600 |
| commit | 50431f4eabc3894337586ca298a095643b3b6af0 (patch) | |
| tree | 35187ab64795905a82f181b663bf3487558a4d03 /src/arch/arm | |
| parent | 16f210da3715bb69bed9a80a5cf0eeffec0edf7c (diff) | |
| download | gem5-50431f4eabc3894337586ca298a095643b3b6af0.tar.xz | |
ARM: Fix SRS instruction to micro-code memory operation and register update.
Previously the SRS instruction attempted to writeback in initiateAcc() which
worked until a recent change, but was incorrect.
Diffstat (limited to 'src/arch/arm')
| -rw-r--r-- | src/arch/arm/isa/insts/str.isa | 11 |
1 files changed, 8 insertions, 3 deletions
diff --git a/src/arch/arm/isa/insts/str.isa b/src/arch/arm/isa/insts/str.isa index ff98c58d2..c26488eba 100644 --- a/src/arch/arm/isa/insts/str.isa +++ b/src/arch/arm/isa/insts/str.isa @@ -112,8 +112,6 @@ let {{ Mem.ud = (uint64_t)cSwap(LR.uw, cpsr.e) | ((uint64_t)cSwap(Spsr.uw, cpsr.e) << 32); ''' - if self.writeback: - accCode += "SpMode = SpMode + %s;\n" % wbDiff global header_output, decoder_output, exec_output @@ -122,11 +120,18 @@ let {{ "postacc_code": "" } codeBlobs["predicate_test"] = pickPredicate(codeBlobs) + wbDecl = None + if self.writeback: + wbDecl = '''MicroAddiUop(machInst, + intRegInMode((OperatingMode)regMode, INTREG_SP), + intRegInMode((OperatingMode)regMode, INTREG_SP), + %d);''' % wbDiff + (newHeader, newDecoder, newExec) = self.fillTemplates(self.name, self.Name, codeBlobs, ["ArmISA::TLB::AlignWord", "ArmISA::TLB::MustBeOne"], [], - base = 'SrsOp') + 'SrsOp', wbDecl) header_output += newHeader decoder_output += newDecoder |