diff options
| author | Andreas Sandberg <Andreas.Sandberg@ARM.com> | 2015-02-11 10:23:27 -0500 |
|---|---|---|
| committer | Andreas Sandberg <Andreas.Sandberg@ARM.com> | 2015-02-11 10:23:27 -0500 |
| commit | 550c31849024a2184887df87aae39617ebfe0d6a (patch) | |
| tree | 53cc5e91d0961b0215c614141fdc380b30c76951 /src/arch/generic/SConscript | |
| parent | 9e6f803254cbf3f5f491775debdc6593c3329da8 (diff) | |
| download | gem5-550c31849024a2184887df87aae39617ebfe0d6a.tar.xz | |
sim: Move the BaseTLB to src/arch/generic/
The TLB-related code is generally architecture dependent and should
live in the arch directory to signify that.
--HG--
rename : src/sim/BaseTLB.py => src/arch/generic/BaseTLB.py
rename : src/sim/tlb.cc => src/arch/generic/tlb.cc
rename : src/sim/tlb.hh => src/arch/generic/tlb.hh
Diffstat (limited to 'src/arch/generic/SConscript')
| -rw-r--r-- | src/arch/generic/SConscript | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/src/arch/generic/SConscript b/src/arch/generic/SConscript index 9d59fa269..c87ad671f 100644 --- a/src/arch/generic/SConscript +++ b/src/arch/generic/SConscript @@ -33,4 +33,9 @@ if env['TARGET_ISA'] == 'null': Source('decode_cache.cc') Source('mmapped_ipr.cc') +Source('tlb.cc') + +SimObject('BaseTLB.py') + +DebugFlag('TLB') Source('pseudo_inst.cc') |