diff options
| author | Gabe Black <gblack@eecs.umich.edu> | 2011-10-16 05:06:39 -0700 |
|---|---|---|
| committer | Gabe Black <gblack@eecs.umich.edu> | 2011-10-16 05:06:39 -0700 |
| commit | baae510b56c4c4ac844663c878d960787f78425d (patch) | |
| tree | 441d994bd61703bb3b2925aeed030e13de9332da /src/arch/mips/SConscript | |
| parent | 1eb459a79e3fb8f76cb1e0b179ff6161445181b3 (diff) | |
| download | gem5-baae510b56c4c4ac844663c878d960787f78425d.tar.xz | |
MIPS: Build vtophys in SE mode.
Diffstat (limited to 'src/arch/mips/SConscript')
| -rw-r--r-- | src/arch/mips/SConscript | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/src/arch/mips/SConscript b/src/arch/mips/SConscript index c842c5507..282845f0d 100644 --- a/src/arch/mips/SConscript +++ b/src/arch/mips/SConscript @@ -33,14 +33,15 @@ Import('*') if env['TARGET_ISA'] == 'mips': + Source('dsp.cc') Source('faults.cc') Source('interrupts.cc') Source('isa.cc') - Source('tlb.cc') Source('pagetable.cc') - Source('utility.cc') - Source('dsp.cc') Source('remote_gdb.cc') + Source('tlb.cc') + Source('utility.cc') + Source('vtophys.cc') SimObject('MipsInterrupts.py') DebugFlag('MipsPRA') @@ -50,7 +51,6 @@ if env['TARGET_ISA'] == 'mips': SimObject('MipsSystem.py') Source('idle_event.cc') Source('mips_core_specific.cc') - Source('vtophys.cc') Source('system.cc') Source('stacktrace.cc') Source('linux/system.cc') |