diff options
| author | Adrien Pesle <adrien.pesle@arm.com> | 2018-10-12 12:42:33 +0200 |
|---|---|---|
| committer | Giacomo Travaglini <giacomo.travaglini@arm.com> | 2018-10-17 14:47:14 +0000 |
| commit | e086e74a79df938351a742c0eaebff602c4ad97d (patch) | |
| tree | 6bbce775be769190455e5885029e7b592ca27c3b /src/arch/mips/bare_iron | |
| parent | 9181c2ea16d384c57e6bb4e757ecaf1b52b8e7f1 (diff) | |
| download | gem5-e086e74a79df938351a742c0eaebff602c4ad97d.tar.xz | |
dev-arm: Don't panic when EOIR a non active PPI
GIC architecture specification says that writing EOIR with
a not active irq it is an unpredictable behavior.
So, just warn when it happens for a PPI case, like it is
already done in SPI case.
Change-Id: Icb1b8f5690d5e87b15c3b0fe2ca0d37fdd4085ee
Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/c/13556
Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
Diffstat (limited to 'src/arch/mips/bare_iron')
0 files changed, 0 insertions, 0 deletions