diff options
author | Nathan Binkert <nate@binkert.org> | 2009-05-26 09:23:13 -0700 |
---|---|---|
committer | Nathan Binkert <nate@binkert.org> | 2009-05-26 09:23:13 -0700 |
commit | 47877cf2dbd6ee2f1cf9b2c609d37b0589e876ca (patch) | |
tree | 6beb00dfe7e31b9bf82f7aba4710b0c487b6543f /src/arch/mips/regfile.cc | |
parent | d93392df28fc6c9a5c70fb6252a12afdc72d9344 (diff) | |
download | gem5-47877cf2dbd6ee2f1cf9b2c609d37b0589e876ca.tar.xz |
types: add a type for thread IDs and try to use it everywhere
Diffstat (limited to 'src/arch/mips/regfile.cc')
-rw-r--r-- | src/arch/mips/regfile.cc | 19 |
1 files changed, 12 insertions, 7 deletions
diff --git a/src/arch/mips/regfile.cc b/src/arch/mips/regfile.cc index 663115bb6..908302866 100644 --- a/src/arch/mips/regfile.cc +++ b/src/arch/mips/regfile.cc @@ -54,7 +54,9 @@ void RegFile::clear() miscRegFile.clear(); } -void RegFile::reset(std::string core_name, unsigned num_threads, unsigned num_vpes) +void +RegFile::reset(std::string core_name, ThreadID num_threads, + unsigned num_vpes) { bzero(&intRegFile, sizeof(intRegFile)); bzero(&floatRegFile, sizeof(floatRegFile)); @@ -71,24 +73,27 @@ Fault RegFile::setIntReg(int intReg, const IntReg &val) return intRegFile.setReg(intReg, val); } -MiscReg RegFile::readMiscRegNoEffect(int miscReg, unsigned tid = 0) +MiscReg +RegFile::readMiscRegNoEffect(int miscReg, ThreadID tid = 0) { return miscRegFile.readRegNoEffect(miscReg, tid); } -MiscReg RegFile::readMiscReg(int miscReg, ThreadContext *tc, - unsigned tid = 0) +MiscReg +RegFile::readMiscReg(int miscReg, ThreadContext *tc, ThreadID tid = 0) { return miscRegFile.readReg(miscReg, tc, tid); } -void RegFile::setMiscRegNoEffect(int miscReg, const MiscReg &val, unsigned tid = 0) +void +RegFile::setMiscRegNoEffect(int miscReg, const MiscReg &val, ThreadID tid = 0) { miscRegFile.setRegNoEffect(miscReg, val, tid); } -void RegFile::setMiscReg(int miscReg, const MiscReg &val, - ThreadContext * tc, unsigned tid = 0) +void +RegFile::setMiscReg(int miscReg, const MiscReg &val, + ThreadContext *tc, ThreadID tid = 0) { miscRegFile.setReg(miscReg, val, tc, tid); } |