summaryrefslogtreecommitdiff
path: root/src/arch/mips
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2008-10-10 23:47:42 -0700
committerGabe Black <gblack@eecs.umich.edu>2008-10-10 23:47:42 -0700
commit8c5dfa453296c5a87a46c409f68e0ef50ebfceb6 (patch)
tree18d96ff626b3fbaf17e6da31f74be73f4ff805e9 /src/arch/mips
parent3d1734ec29a0572a2c0fe403d737adbd9756c993 (diff)
downloadgem5-8c5dfa453296c5a87a46c409f68e0ef50ebfceb6.tar.xz
TLB: Make all tlbs derive from a common base class in both python and C++.
Diffstat (limited to 'src/arch/mips')
-rw-r--r--src/arch/mips/MipsTLB.py4
1 files changed, 3 insertions, 1 deletions
diff --git a/src/arch/mips/MipsTLB.py b/src/arch/mips/MipsTLB.py
index 0054acae5..41d46c572 100644
--- a/src/arch/mips/MipsTLB.py
+++ b/src/arch/mips/MipsTLB.py
@@ -32,7 +32,9 @@
from m5.SimObject import SimObject
from m5.params import *
-class MipsTLB(SimObject):
+from BaseTLB import BaseTLB
+
+class MipsTLB(BaseTLB):
type = 'MipsTLB'
abstract = True
size = Param.Int("TLB size")