summaryrefslogtreecommitdiff
path: root/src/arch/power
diff options
context:
space:
mode:
authorBrandon Potter <brandon.potter@amd.com>2018-05-04 17:55:24 -0400
committerAnthony Gutierrez <anthony.gutierrez@amd.com>2018-09-19 20:51:17 +0000
commit194d650536cb49c374efdb1fe0473b3eec5dea1e (patch)
tree38ca6c67b838f539d4e75dc05bd321f9e859091a /src/arch/power
parentc428c220fd351626e2ee0005dda696940261793b (diff)
downloadgem5-194d650536cb49c374efdb1fe0473b3eec5dea1e.tar.xz
syscall_emul: expand AuxVector class
The AuxVector class is responsible for holding Process data. The data that it holds is normally setup by an OS kernel in the process address space. The purpose behind doing this is to pass in information that the process will need for various reasons. (Check out the enum in the header file for an idea of what the AuxVector holds.) The AuxVector struct was changed into a class and encapsulation methods were added to protect access to the member variables. The host ISA may have a different endianness than the simulated ISA. Since data is passed between the process address space and the simulator for auxiliary vectors, we need to worry about maintaining endianness for the right context. Change-Id: I32c5ac4b679559886e1efeb4b5483b92dfc94af9 Reviewed-on: https://gem5-review.googlesource.com/12109 Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Maintainer: Anthony Gutierrez <anthony.gutierrez@amd.com>
Diffstat (limited to 'src/arch/power')
-rw-r--r--src/arch/power/process.cc12
1 files changed, 6 insertions, 6 deletions
diff --git a/src/arch/power/process.cc b/src/arch/power/process.cc
index 6561bff4e..cf2153a1d 100644
--- a/src/arch/power/process.cc
+++ b/src/arch/power/process.cc
@@ -239,11 +239,11 @@ PowerProcess::argsInit(int intSize, int pageSize)
//Fix up the aux vectors which point to other data
for (int i = auxv.size() - 1; i >= 0; i--) {
- if (auxv[i].a_type == M5_AT_PLATFORM) {
- auxv[i].a_val = platform_base;
+ if (auxv[i].getHostAuxType() == M5_AT_PLATFORM) {
+ auxv[i].setAuxVal(platform_base);
initVirtMem.writeString(platform_base, platform.c_str());
- } else if (auxv[i].a_type == M5_AT_EXECFN) {
- auxv[i].a_val = aux_data_base;
+ } else if (auxv[i].getHostAuxType() == M5_AT_EXECFN) {
+ auxv[i].setAuxVal(aux_data_base);
initVirtMem.writeString(aux_data_base, filename.c_str());
}
}
@@ -252,9 +252,9 @@ PowerProcess::argsInit(int intSize, int pageSize)
for (int x = 0; x < auxv.size(); x++)
{
initVirtMem.writeBlob(auxv_array_base + x * 2 * intSize,
- (uint8_t*)&(auxv[x].a_type), intSize);
+ (uint8_t*)&(auxv[x].getAuxType()), intSize);
initVirtMem.writeBlob(auxv_array_base + (x * 2 + 1) * intSize,
- (uint8_t*)&(auxv[x].a_val), intSize);
+ (uint8_t*)&(auxv[x].getAuxVal()), intSize);
}
//Write out the terminating zeroed auxilliary vector
const uint64_t zero = 0;