summaryrefslogtreecommitdiff
path: root/src/arch/riscv/interrupts.hh
diff options
context:
space:
mode:
authorJavier Bueno <javier.bueno@metempsy.com>2019-01-28 23:59:45 +0100
committerPau Cabre <pau.cabre@metempsy.com>2019-02-05 10:12:56 +0000
commit02d2d7b1e0fcbdc96012c31a9be0ae2a187d4d44 (patch)
treef5c658a89333c2d042a39759b7913560b43ebf5a /src/arch/riscv/interrupts.hh
parent4ba89236f00e1d18e7785da57941f25abfed6033 (diff)
downloadgem5-02d2d7b1e0fcbdc96012c31a9be0ae2a187d4d44.tar.xz
cpu: Made the Loop Predictor a SimObject
The Loop Predictor implementation is now a SimObject so that other branch predictors can easily use it (including LTAGE, which is now using it). It has also been updated with the latest available loop predictor implementation from Andre Seznec: http://www.irisa.fr/alf/downloads/seznec/TAGE-GSC-IMLI.tar Change-Id: I60ad079a2c49b00a1f84d5cfd3611631883a4b57 Reviewed-on: https://gem5-review.googlesource.com/c/15775 Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
Diffstat (limited to 'src/arch/riscv/interrupts.hh')
0 files changed, 0 insertions, 0 deletions