summaryrefslogtreecommitdiff
path: root/src/arch/riscv/isa/formats/mem.isa
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2018-01-29 15:17:08 -0800
committerGabe Black <gabeblack@google.com>2018-01-29 23:49:36 +0000
commit89f2871168bcd2a69f3edc2e9f12f3bc66101128 (patch)
treefe9d4e09989b87e978afc345f217184209a57e93 /src/arch/riscv/isa/formats/mem.isa
parentcca6459b4fe68593137cb0f3ede7d1415cdbd522 (diff)
downloadgem5-89f2871168bcd2a69f3edc2e9f12f3bc66101128.tar.xz
riscv: Add overrides to various StaticInst methods.
This makes riscv compile with the version of clang(++) I have on my workstation. Change-Id: I0478616810fbc8a715fd61323b7e0f73676c8328 Reviewed-on: https://gem5-review.googlesource.com/7643 Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Maintainer: Gabe Black <gabeblack@google.com>
Diffstat (limited to 'src/arch/riscv/isa/formats/mem.isa')
-rw-r--r--src/arch/riscv/isa/formats/mem.isa7
1 files changed, 4 insertions, 3 deletions
diff --git a/src/arch/riscv/isa/formats/mem.isa b/src/arch/riscv/isa/formats/mem.isa
index d4c17541a..a932d01cc 100644
--- a/src/arch/riscv/isa/formats/mem.isa
+++ b/src/arch/riscv/isa/formats/mem.isa
@@ -43,9 +43,10 @@ def template LoadStoreDeclare {{
/// Constructor.
%(class_name)s(ExtMachInst machInst);
- Fault execute(ExecContext *, Trace::InstRecord *) const;
- Fault initiateAcc(ExecContext *, Trace::InstRecord *) const;
- Fault completeAcc(PacketPtr, ExecContext *, Trace::InstRecord *) const;
+ Fault execute(ExecContext *, Trace::InstRecord *) const override;
+ Fault initiateAcc(ExecContext *, Trace::InstRecord *) const override;
+ Fault completeAcc(PacketPtr, ExecContext *,
+ Trace::InstRecord *) const override;
};
}};