summaryrefslogtreecommitdiff
path: root/src/arch/riscv/isa/includes.isa
diff options
context:
space:
mode:
authorAlec Roelke <ar4jc@virginia.edu>2017-11-10 15:46:11 -0500
committerAlec Roelke <ar4jc@virginia.edu>2017-12-07 03:14:09 +0000
commit12e646ee724ae2bb8c75ed6b385f161de361acd3 (patch)
treecb406b863f562f64d952be4f1b1f5177053471ab /src/arch/riscv/isa/includes.isa
parent7f163ca6d997fd7b8b51f640d450589dff0de78f (diff)
downloadgem5-12e646ee724ae2bb8c75ed6b385f161de361acd3.tar.xz
arch-riscv: Move compressed ops out of ISA
This patch moves static portions of the compressed instruction definitions out of the ISA generated code. Change-Id: I61daae8b8c03a9e0f012790a132aa4d34a6ec296 Reviewed-on: https://gem5-review.googlesource.com/6026 Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Reviewed-by: Gabe Black <gabeblack@google.com> Maintainer: Alec Roelke <ar4jc@virginia.edu>
Diffstat (limited to 'src/arch/riscv/isa/includes.isa')
-rw-r--r--src/arch/riscv/isa/includes.isa1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/arch/riscv/isa/includes.isa b/src/arch/riscv/isa/includes.isa
index f4662dacf..9f3d99fb5 100644
--- a/src/arch/riscv/isa/includes.isa
+++ b/src/arch/riscv/isa/includes.isa
@@ -43,6 +43,7 @@ output header {{
#include <vector>
#include "arch/riscv/insts/amo.hh"
+#include "arch/riscv/insts/compressed.hh"
#include "arch/riscv/insts/mem.hh"
#include "arch/riscv/insts/standard.hh"
#include "arch/riscv/insts/static_inst.hh"