summaryrefslogtreecommitdiff
path: root/src/arch/riscv/isa_traits.hh
diff options
context:
space:
mode:
authorNikos Nikoleris <nikos.nikoleris@arm.com>2017-03-03 16:52:45 +0000
committerNikos Nikoleris <nikos.nikoleris@arm.com>2017-05-31 18:34:16 +0000
commit946b5aeede320c4cae1c365e8f5b549aadc468f7 (patch)
tree043191f9e258b63462aa5db5214d8cefbca82e04 /src/arch/riscv/isa_traits.hh
parent1ccc7025398a78e0483ec5a9706a8de019d83474 (diff)
downloadgem5-946b5aeede320c4cae1c365e8f5b549aadc468f7.tar.xz
ruby: Don't set the block data when a store conditional fails
Previously the Sequencer upon a Store Conditional would unconditionally set the data of the memory location. This change checks and prevents a failed Store Conditional from modifying any data. Change-Id: Id63c9579d8f054f0e95c6d338a7e31aa48762755 Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-on: https://gem5-review.googlesource.com/2902 Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Reviewed-by: Bradford Beckmann <brad.beckmann@amd.com> Maintainer: Jason Lowe-Power <jason@lowepower.com>
Diffstat (limited to 'src/arch/riscv/isa_traits.hh')
0 files changed, 0 insertions, 0 deletions