diff options
author | Brandon Potter <brandon.potter@amd.com> | 2016-11-09 14:27:40 -0600 |
---|---|---|
committer | Brandon Potter <brandon.potter@amd.com> | 2016-11-09 14:27:40 -0600 |
commit | 3886c4a8f2e1bfe17cbf7a5a76ba0fc978c6bb48 (patch) | |
tree | 5a1ce6cbf42009fc9199c7ecfb068890ca74dbd4 /src/arch/riscv/process.cc | |
parent | 7b6cf951e2f0fa70d6599f1e1d03f664b674a75e (diff) | |
download | gem5-3886c4a8f2e1bfe17cbf7a5a76ba0fc978c6bb48.tar.xz |
syscall_emul: [patch 5/22] remove LiveProcess class and use Process instead
The EIOProcess class was removed recently and it was the only other class
which derived from Process. Since every Process invocation is also a
LiveProcess invocation, it makes sense to simplify the organization by
combining the fields from LiveProcess into Process.
Diffstat (limited to 'src/arch/riscv/process.cc')
-rw-r--r-- | src/arch/riscv/process.cc | 16 |
1 files changed, 8 insertions, 8 deletions
diff --git a/src/arch/riscv/process.cc b/src/arch/riscv/process.cc index 4eb3159af..8629a57d6 100644 --- a/src/arch/riscv/process.cc +++ b/src/arch/riscv/process.cc @@ -50,8 +50,8 @@ using namespace std; using namespace RiscvISA; -RiscvLiveProcess::RiscvLiveProcess(LiveProcessParams * params, - ObjectFile *objFile) : LiveProcess(params, objFile) +RiscvProcess::RiscvProcess(ProcessParams * params, + ObjectFile *objFile) : Process(params, objFile) { // Set up stack. On RISC-V, stack starts at the top of kuseg // user address space. RISC-V stack grows down from here @@ -68,15 +68,15 @@ RiscvLiveProcess::RiscvLiveProcess(LiveProcessParams * params, } void -RiscvLiveProcess::initState() +RiscvProcess::initState() { - LiveProcess::initState(); + Process::initState(); argsInit<uint64_t>(PageBytes); } template<class IntType> void -RiscvLiveProcess::argsInit(int pageSize) +RiscvProcess::argsInit(int pageSize) { updateBias(); @@ -215,7 +215,7 @@ RiscvLiveProcess::argsInit(int pageSize) } RiscvISA::IntReg -RiscvLiveProcess::getSyscallArg(ThreadContext *tc, int &i) +RiscvProcess::getSyscallArg(ThreadContext *tc, int &i) { // RISC-V only has four system call argument registers by convention, so // if a larger index is requested return 0 @@ -227,13 +227,13 @@ RiscvLiveProcess::getSyscallArg(ThreadContext *tc, int &i) } void -RiscvLiveProcess::setSyscallArg(ThreadContext *tc, int i, RiscvISA::IntReg val) +RiscvProcess::setSyscallArg(ThreadContext *tc, int i, RiscvISA::IntReg val) { tc->setIntReg(SyscallArgumentRegs[i], val); } void -RiscvLiveProcess::setSyscallReturn(ThreadContext *tc, SyscallReturn sysret) +RiscvProcess::setSyscallReturn(ThreadContext *tc, SyscallReturn sysret) { if (sysret.successful()) { // no error |