summaryrefslogtreecommitdiff
path: root/src/arch/riscv
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2017-12-20 00:06:07 -0800
committerGabe Black <gabeblack@google.com>2017-12-23 03:40:20 +0000
commitda79d6c6cde0fbe5473ce868c9be4771160a003b (patch)
tree77c5a39da84ccca689ffaad123bd84002e13eda5 /src/arch/riscv
parent87eb9a3a640875d176bec9dfb130450d23d8e8b8 (diff)
downloadgem5-da79d6c6cde0fbe5473ce868c9be4771160a003b.tar.xz
alpha,arm,mips,power,riscv,sparc,x86: Get rid of TheISA::NoopMachInst.
It's no longer used. Change-Id: I4a71bcb214f1bb186b92ef50841eca635e6701c5 Reviewed-on: https://gem5-review.googlesource.com/6826 Reviewed-by: Gabe Black <gabeblack@google.com> Maintainer: Gabe Black <gabeblack@google.com>
Diffstat (limited to 'src/arch/riscv')
-rw-r--r--src/arch/riscv/isa_traits.hh2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/arch/riscv/isa_traits.hh b/src/arch/riscv/isa_traits.hh
index 327d64498..21e684a25 100644
--- a/src/arch/riscv/isa_traits.hh
+++ b/src/arch/riscv/isa_traits.hh
@@ -63,8 +63,6 @@ using namespace LittleEndianGuest;
const Addr PageShift = 12;
const Addr PageBytes = ULL(1) << PageShift;
-const ExtMachInst NoopMachInst = 0x00000013;
-
// Memory accesses can be unaligned (at least for double-word memory accesses)
const bool HasUnalignedMemAcc = true;