summaryrefslogtreecommitdiff
path: root/src/arch/sparc/insts/branch.hh
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2017-11-06 18:22:38 -0800
committerGabe Black <gabeblack@google.com>2017-11-22 00:19:11 +0000
commita5eee974589898999b4f32c6ee24044b4a4d8100 (patch)
treefa80b387820aa0e5de5b352fde16ff99b0551575 /src/arch/sparc/insts/branch.hh
parent7723adff2671cda828f1b482765b2a5d7d2039ed (diff)
downloadgem5-a5eee974589898999b4f32c6ee24044b4a4d8100.tar.xz
sparc: Pull more StaticInst base classes out of the ISA desc.
These are for the trap and branch instructions. Change-Id: Idedab6f3e6c6c954c1f8a36dae52976cf25ad394 Reviewed-on: https://gem5-review.googlesource.com/5461 Reviewed-by: Gabe Black <gabeblack@google.com> Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Maintainer: Gabe Black <gabeblack@google.com>
Diffstat (limited to 'src/arch/sparc/insts/branch.hh')
-rw-r--r--src/arch/sparc/insts/branch.hh123
1 files changed, 123 insertions, 0 deletions
diff --git a/src/arch/sparc/insts/branch.hh b/src/arch/sparc/insts/branch.hh
new file mode 100644
index 000000000..544b049d3
--- /dev/null
+++ b/src/arch/sparc/insts/branch.hh
@@ -0,0 +1,123 @@
+/*
+ * Copyright (c) 2006-2007 The Regents of The University of Michigan
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are
+ * met: redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer;
+ * redistributions in binary form must reproduce the above copyright
+ * notice, this list of conditions and the following disclaimer in the
+ * documentation and/or other materials provided with the distribution;
+ * neither the name of the copyright holders nor the names of its
+ * contributors may be used to endorse or promote products derived from
+ * this software without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+ * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+ * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+ * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+ * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+ * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+ * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+ * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+ * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+ * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ *
+ * Authors: Gabe Black
+ * Steve Reinhardt
+ */
+
+#ifndef __ARCH_SPARC_INSTS_BRANCH_HH__
+#define __ARCH_SPARC_INSTS_BRANCH_HH__
+
+#include "arch/sparc/insts/static_inst.hh"
+
+////////////////////////////////////////////////////////////////////
+//
+// Branch instructions
+//
+
+namespace SparcISA
+{
+
+/**
+ * Base class for branch operations.
+ */
+class Branch : public SparcStaticInst
+{
+ protected:
+ using SparcStaticInst::SparcStaticInst;
+
+ std::string generateDisassembly(
+ Addr pc, const SymbolTable *symtab) const override;
+};
+
+/**
+ * Base class for branch operations with an immediate displacement.
+ */
+class BranchDisp : public Branch
+{
+ protected:
+ BranchDisp(const char *mnem, ExtMachInst _machInst, OpClass __opClass,
+ int32_t _disp) :
+ Branch(mnem, _machInst, __opClass), disp(_disp)
+ {}
+
+ std::string generateDisassembly(
+ Addr pc, const SymbolTable *symtab) const override;
+
+ int32_t disp;
+};
+
+/**
+ * Base class for branches with n bit displacements.
+ */
+template<int bits>
+class BranchNBits : public BranchDisp
+{
+ protected:
+ // Constructor
+ BranchNBits(const char *mnem, ExtMachInst _machInst, OpClass __opClass) :
+ BranchDisp(mnem, _machInst, __opClass,
+ sext<bits + 2>((_machInst & mask(bits)) << 2))
+ {}
+};
+
+/**
+ * Base class for 16bit split displacements.
+ */
+class BranchSplit : public BranchDisp
+{
+ protected:
+ // Constructor
+ BranchSplit(const char *mnem, ExtMachInst _machInst, OpClass __opClass) :
+ BranchDisp(mnem, _machInst, __opClass,
+ sext<18>((bits(_machInst, 21, 20) << 16) |
+ (bits(_machInst, 13, 0) << 2)))
+ {}
+};
+
+/**
+ * Base class for branches that use an immediate and a register to
+ * compute their displacements.
+ */
+class BranchImm13 : public Branch
+{
+ protected:
+ // Constructor
+ BranchImm13(const char *mnem, ExtMachInst _machInst, OpClass __opClass) :
+ Branch(mnem, _machInst, __opClass),
+ imm(sext<13>(bits(_machInst, 12, 0)))
+ {}
+
+ std::string generateDisassembly(
+ Addr pc, const SymbolTable *symtab) const override;
+
+ int32_t imm;
+};
+
+}
+
+#endif // __ARCH_SPARC_INSTS_BRANCH_HH__