summaryrefslogtreecommitdiff
path: root/src/arch/sparc/isa.hh
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2014-01-24 15:29:30 -0600
committerAndreas Hansson <andreas.hansson@arm.com>2014-01-24 15:29:30 -0600
commitcfc4a999828a5b51f4c514e3a7c47b4eebc450b9 (patch)
treed84604c311cecf8c2ab48931a8b61b7bc637eef4 /src/arch/sparc/isa.hh
parent9633282fc8f152ba897347d38fa85a7b374e3d1e (diff)
downloadgem5-cfc4a999828a5b51f4c514e3a7c47b4eebc450b9.tar.xz
arch: Make all register index flattening const
This patch makes all the register index flattening methods const for all the ISAs. As part of this, readMiscRegNoEffect for ARM is also made const.
Diffstat (limited to 'src/arch/sparc/isa.hh')
-rw-r--r--src/arch/sparc/isa.hh8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/arch/sparc/isa.hh b/src/arch/sparc/isa.hh
index 31cb09c7e..536deb69c 100644
--- a/src/arch/sparc/isa.hh
+++ b/src/arch/sparc/isa.hh
@@ -191,7 +191,7 @@ class ISA : public SimObject
ThreadContext *tc);
int
- flattenIntIndex(int reg)
+ flattenIntIndex(int reg) const
{
assert(reg < TotalInstIntRegs);
RegIndex flatIndex = intRegMap[reg];
@@ -200,20 +200,20 @@ class ISA : public SimObject
}
int
- flattenFloatIndex(int reg)
+ flattenFloatIndex(int reg) const
{
return reg;
}
// dummy
int
- flattenCCIndex(int reg)
+ flattenCCIndex(int reg) const
{
return reg;
}
int
- flattenMiscIndex(int reg)
+ flattenMiscIndex(int reg) const
{
return reg;
}