summaryrefslogtreecommitdiff
path: root/src/arch/sparc/isa/includes.isa
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2006-11-10 04:02:39 -0500
committerGabe Black <gblack@eecs.umich.edu>2006-11-10 04:02:39 -0500
commit4aea5deccb948035459583d811837cb6affd1c07 (patch)
treebcbdca54bc15b7d9ac58726282164c9415edac88 /src/arch/sparc/isa/includes.isa
parent232c3f1b270aa04b924442bb6520c65c5a1414e1 (diff)
downloadgem5-4aea5deccb948035459583d811837cb6affd1c07.tar.xz
Fix up instructions to read and write control registers, and got rid of the control register fields which won't work on a big endian host.
--HG-- extra : convert_revision : 1b518873b6e1a073b58cbe27642537d5ae3a604d
Diffstat (limited to 'src/arch/sparc/isa/includes.isa')
-rw-r--r--src/arch/sparc/isa/includes.isa1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/arch/sparc/isa/includes.isa b/src/arch/sparc/isa/includes.isa
index a324756ec..624afb693 100644
--- a/src/arch/sparc/isa/includes.isa
+++ b/src/arch/sparc/isa/includes.isa
@@ -54,6 +54,7 @@ output decoder {{
#if defined(linux)
#include <fenv.h>
#endif
+#include <algorithm>
using namespace SparcISA;
}};