diff options
| author | Gabe Black <gblack@eecs.umich.edu> | 2006-12-16 12:55:15 -0500 |
|---|---|---|
| committer | Gabe Black <gblack@eecs.umich.edu> | 2006-12-16 12:55:15 -0500 |
| commit | c9f18981f9283095548c37aea6e7b2db648b70b0 (patch) | |
| tree | a6141c7e385f979673f1a1d380262cb3ab0f7572 /src/arch/sparc/isa/operands.isa | |
| parent | 385a3ff05433fcc4eca032505d0ce1bb2ca7201c (diff) | |
| parent | b9d069167cc4700495a5ccaf938093731208dca8 (diff) | |
| download | gem5-c9f18981f9283095548c37aea6e7b2db648b70b0.tar.xz | |
Merge zizzer:/bk/sparcfs/
into zower.eecs.umich.edu:/eecshome/m5/sparcfs
--HG--
extra : convert_revision : 2764b356ef01d1fcb6ed272e4ef96179cd651d4e
Diffstat (limited to 'src/arch/sparc/isa/operands.isa')
| -rw-r--r-- | src/arch/sparc/isa/operands.isa | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/src/arch/sparc/isa/operands.isa b/src/arch/sparc/isa/operands.isa index 80ed7362c..abb82f88c 100644 --- a/src/arch/sparc/isa/operands.isa +++ b/src/arch/sparc/isa/operands.isa @@ -57,6 +57,9 @@ def operands {{ # For clarity, descriptions that depend on unsigned behavior should # explicitly specify '.uq'. 'Rd': ('IntReg', 'udw', 'RD', 'IsInteger', 1), + # For microcoded twin load instructions, RdTwin appears in the "code" + # for the instruction and is replaced by RdLow or RdHigh by the format + # before it's processed by the iop. 'RdLow': ('IntReg', 'udw', 'RD & (~1)', 'IsInteger', 2), 'RdHigh': ('IntReg', 'udw', 'RD | 1', 'IsInteger', 3), 'Rs1': ('IntReg', 'udw', 'RS1', 'IsInteger', 4), |