summaryrefslogtreecommitdiff
path: root/src/arch/sparc/isa
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2011-07-05 16:52:15 -0700
committerGabe Black <gblack@eecs.umich.edu>2011-07-05 16:52:15 -0700
commit63a934d152024c093dc02cc94ad6b29607615af4 (patch)
tree796b6cd7a1c2cfa6d5a3c532409c4802df7ab755 /src/arch/sparc/isa
parentf16179eb213acdbf4d86a1a50a1facc56c9e660d (diff)
downloadgem5-63a934d152024c093dc02cc94ad6b29607615af4.tar.xz
ISA parser: Define operand types with a ctype directly.
Diffstat (limited to 'src/arch/sparc/isa')
-rw-r--r--src/arch/sparc/isa/operands.isa25
1 files changed, 12 insertions, 13 deletions
diff --git a/src/arch/sparc/isa/operands.isa b/src/arch/sparc/isa/operands.isa
index 047451ae7..425f6c317 100644
--- a/src/arch/sparc/isa/operands.isa
+++ b/src/arch/sparc/isa/operands.isa
@@ -29,19 +29,18 @@
// Steve Reinhardt
def operand_types {{
- 'sb' : ('signed int', 8),
- 'ub' : ('unsigned int', 8),
- 'shw' : ('signed int', 16),
- 'uhw' : ('unsigned int', 16),
- 'sw' : ('signed int', 32),
- 'uw' : ('unsigned int', 32),
- 'sdw' : ('signed int', 64),
- 'udw' : ('unsigned int', 64),
- 'tudw' : ('twin64 int', 64),
- 'tuw' : ('twin32 int', 32),
- 'sf' : ('float', 32),
- 'df' : ('float', 64),
- 'qf' : ('float', 128)
+ 'sb' : 'int8_t',
+ 'ub' : 'uint8_t',
+ 'shw' : 'int16_t',
+ 'uhw' : 'uint16_t',
+ 'sw' : 'int32_t',
+ 'uw' : 'uint32_t',
+ 'sdw' : 'int64_t',
+ 'udw' : 'uint64_t',
+ 'tudw' : 'Twin64_t',
+ 'tuw' : 'Twin32_t',
+ 'sf' : 'float',
+ 'df' : 'double'
}};
output header {{