summaryrefslogtreecommitdiff
path: root/src/arch/x86/X86ISA.py
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2017-12-05 17:49:51 -0800
committerGabe Black <gabeblack@google.com>2017-12-06 08:02:25 +0000
commit7f163ca6d997fd7b8b51f640d450589dff0de78f (patch)
tree27af5dee739ded691b91b1752c09bb23192f05dc /src/arch/x86/X86ISA.py
parentcba37198b437fa85beccab01c544cdbaff3822ad (diff)
downloadgem5-7f163ca6d997fd7b8b51f640d450589dff0de78f.tar.xz
x86: Split apart x87's FSW and TOP, and add a missing break.
The FSW and TOP values are technically part of the same register, but they have very different behaviors. One of them can be renamed and float along without affecting global state, while the other requires serialization. They just need to *look* like the same register when read by the user. Also, there was a missing break in setMiscRegNoEffect. Change-Id: If58de0f566f65068208240f4001209fb9e1826d6 Reviewed-on: https://gem5-review.googlesource.com/6441 Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Maintainer: Gabe Black <gabeblack@google.com>
Diffstat (limited to 'src/arch/x86/X86ISA.py')
0 files changed, 0 insertions, 0 deletions