summaryrefslogtreecommitdiff
path: root/src/arch/x86/X86TLB.py
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2009-02-25 10:16:04 -0800
committerGabe Black <gblack@eecs.umich.edu>2009-02-25 10:16:04 -0800
commit15940d06b5f6aabbe917a2a8c4cc4bb1cab991e2 (patch)
tree1d03fcd57fea0d42cf4f718da19fba69d2d15eeb /src/arch/x86/X86TLB.py
parent1b336a8fe713dad2e77c5f973d9eb2f5fbcfb585 (diff)
downloadgem5-15940d06b5f6aabbe917a2a8c4cc4bb1cab991e2.tar.xz
SPARC: Adjust a few instructions to not write registers in initiateAcc.
Diffstat (limited to 'src/arch/x86/X86TLB.py')
0 files changed, 0 insertions, 0 deletions