diff options
author | Andreas Hansson <andreas.hansson@arm.com> | 2012-02-24 11:52:49 -0500 |
---|---|---|
committer | Andreas Hansson <andreas.hansson@arm.com> | 2012-02-24 11:52:49 -0500 |
commit | 0cd0a8fdd3dc1e329673e2c034e67c2694a6908e (patch) | |
tree | 3c7031ad4313e3b982c7d2294aad72538908f2f2 /src/arch/x86/isa/includes.isa | |
parent | 77878d0a87ee18709ca4d6459b8ae436cc101fa7 (diff) | |
download | gem5-0cd0a8fdd3dc1e329673e2c034e67c2694a6908e.tar.xz |
MEM: Simplify cache ports preparing for master/slave split
This patch splits the two cache ports into a master (memory-side) and
slave (cpu-side) subclass of port with slightly different
functionality. For example, it is only the CPU-side port that blocks
incoming requests, and only the memory-side port that schedules send
events outside of what the transmit list dictates.
This patch simplifies the two classes by relying further on
SimpleTimingPort and also generalises the latter to better accommodate
the changes (introducing trySendTiming and scheduleSend). The
memory-side cache port overrides sendDeferredPacket to be able to not
only send responses from the transmit list, but also send requests
based on the MSHRs.
A follow on patch further simplifies the SimpleTimingPort and the
cache ports.
Diffstat (limited to 'src/arch/x86/isa/includes.isa')
0 files changed, 0 insertions, 0 deletions