summaryrefslogtreecommitdiff
path: root/src/arch/x86/isa/insts/data_transfer/move.py
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2007-06-19 14:18:25 +0000
committerGabe Black <gblack@eecs.umich.edu>2007-06-19 14:18:25 +0000
commit6e286cddfaf6286f96e06c26266070f6fbbd7749 (patch)
treef318b62e376304d0b7f353a68794e4da160f5c8e /src/arch/x86/isa/insts/data_transfer/move.py
parent8caef7d25a6a150fa6369234bbdc8c14ef637df8 (diff)
downloadgem5-6e286cddfaf6286f96e06c26266070f6fbbd7749.tar.xz
Get rid of the immediate and displacement components of the EmulEnv struct and use them directly out of the instruction. The extra copies are conceptually realistic but are just innefficient as implemented. Also don't use the zeroeth microcode register for general storage since it's now the zero register, and implement a load and a store microops.
--HG-- extra : convert_revision : 0686296ca8b72940d961ecc6051063bfda1e932d
Diffstat (limited to 'src/arch/x86/isa/insts/data_transfer/move.py')
-rw-r--r--src/arch/x86/isa/insts/data_transfer/move.py4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/arch/x86/isa/insts/data_transfer/move.py b/src/arch/x86/isa/insts/data_transfer/move.py
index 9d23b24e8..ff4af0af4 100644
--- a/src/arch/x86/isa/insts/data_transfer/move.py
+++ b/src/arch/x86/isa/insts/data_transfer/move.py
@@ -67,11 +67,11 @@ def macroop MOV_R_M {
};
def macroop MOV_R_I {
- limm "env.reg", "env.immediate"
+ limm "env.reg", "IMMEDIATE"
};
def macroop MOV_M_I {
- limm "env.reg", "env.immediate"
+ limm "env.reg", "IMMEDIATE"
#Do a store to put the register operand into memory
};
'''