diff options
| author | Gabe Black <gblack@eecs.umich.edu> | 2010-08-23 09:44:19 -0700 |
|---|---|---|
| committer | Gabe Black <gblack@eecs.umich.edu> | 2010-08-23 09:44:19 -0700 |
| commit | d43eb42d00a587405a512396c6524be95d5a6311 (patch) | |
| tree | c265195d521b0af13581def7ba507f64f137cf91 /src/arch/x86/isa/insts/general_purpose/control_transfer/interrupts_and_exceptions.py | |
| parent | 69fc2af00600ced942d81dba082d9780e5325c9e (diff) | |
| download | gem5-d43eb42d00a587405a512396c6524be95d5a6311.tar.xz | |
X86: Mark serializing macroops and regular instructions as such.
Diffstat (limited to 'src/arch/x86/isa/insts/general_purpose/control_transfer/interrupts_and_exceptions.py')
| -rw-r--r-- | src/arch/x86/isa/insts/general_purpose/control_transfer/interrupts_and_exceptions.py | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/arch/x86/isa/insts/general_purpose/control_transfer/interrupts_and_exceptions.py b/src/arch/x86/isa/insts/general_purpose/control_transfer/interrupts_and_exceptions.py index 925f4bef3..f8bafa540 100644 --- a/src/arch/x86/isa/insts/general_purpose/control_transfer/interrupts_and_exceptions.py +++ b/src/arch/x86/isa/insts/general_purpose/control_transfer/interrupts_and_exceptions.py @@ -37,10 +37,12 @@ microcode = ''' def macroop IRET_REAL { + .serializing panic "Real mode iret isn't implemented!" }; def macroop IRET_PROT { + .serializing .adjust_env oszIn64Override # Check for a nested task. This isn't supported at the moment. |