summaryrefslogtreecommitdiff
path: root/src/arch/x86/isa/insts/simd64/integer/shift/right_logical_shift.py
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2009-08-17 20:15:16 -0700
committerGabe Black <gblack@eecs.umich.edu>2009-08-17 20:15:16 -0700
commitcf2fc2613d7b80f72e886fb89ab7e347889994fd (patch)
treed699328e474ca4f4eb269329ea5549ba89ebf27f /src/arch/x86/isa/insts/simd64/integer/shift/right_logical_shift.py
parentc8a0cf5df735ad7f1ed0671d5e0c82bc62078d3d (diff)
downloadgem5-cf2fc2613d7b80f72e886fb89ab7e347889994fd.tar.xz
X86: Implement the media shifts that operate on 64 bits or less at a time.
Diffstat (limited to 'src/arch/x86/isa/insts/simd64/integer/shift/right_logical_shift.py')
-rw-r--r--src/arch/x86/isa/insts/simd64/integer/shift/right_logical_shift.py59
1 files changed, 56 insertions, 3 deletions
diff --git a/src/arch/x86/isa/insts/simd64/integer/shift/right_logical_shift.py b/src/arch/x86/isa/insts/simd64/integer/shift/right_logical_shift.py
index 1f870dc32..dc6182de7 100644
--- a/src/arch/x86/isa/insts/simd64/integer/shift/right_logical_shift.py
+++ b/src/arch/x86/isa/insts/simd64/integer/shift/right_logical_shift.py
@@ -54,7 +54,60 @@
# Authors: Gabe Black
microcode = '''
-# PSRLW
-# PSRLD
-# PSRLQ
+def macroop PSRLW_MMX_MMX {
+ msrl mmx, mmx, mmxm, size=2, ext=0
+};
+
+def macroop PSRLW_MMX_M {
+ ldfp ufp1, seg, sib, disp, dataSize=8
+ msrl mmx, mmx, ufp1, size=2, ext=0
+};
+
+def macroop PSRLW_MMX_P {
+ rdip t7
+ ldfp ufp1, seg, riprel, disp, dataSize=8
+ msrl mmx, mmx, ufp1, size=2, ext=0
+};
+
+def macroop PSRLW_MMX_I {
+ msrli mmx, mmx, imm, size=2, ext=0
+};
+
+def macroop PSRLD_MMX_MMX {
+ msrl mmx, mmx, mmxm, size=4, ext=0
+};
+
+def macroop PSRLD_MMX_M {
+ ldfp ufp1, seg, sib, disp, dataSize=8
+ msrl mmx, mmx, ufp1, size=4, ext=0
+};
+
+def macroop PSRLD_MMX_P {
+ rdip t7
+ ldfp ufp1, seg, riprel, disp, dataSize=8
+ msrl mmx, mmx, ufp1, size=4, ext=0
+};
+
+def macroop PSRLD_MMX_I {
+ msrli mmx, mmx, imm, size=4, ext=0
+};
+
+def macroop PSRLQ_MMX_MMX {
+ msrl mmx, mmx, mmxm, size=8, ext=0
+};
+
+def macroop PSRLQ_MMX_M {
+ ldfp ufp1, seg, sib, disp, dataSize=8
+ msrl mmx, mmx, ufp1, size=8, ext=0
+};
+
+def macroop PSRLQ_MMX_P {
+ rdip t7
+ ldfp ufp1, seg, riprel, disp, dataSize=8
+ msrl mmx, mmx, ufp1, size=8, ext=0
+};
+
+def macroop PSRLQ_MMX_I {
+ msrli mmx, mmx, imm, size=8, ext=0
+};
'''