summaryrefslogtreecommitdiff
path: root/src/arch/x86/isa/microops/base.isa
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2008-10-12 23:29:10 -0700
committerGabe Black <gblack@eecs.umich.edu>2008-10-12 23:29:10 -0700
commit3c4567f2a65e0809d84d85a3fd82a294a1b0cb96 (patch)
tree714aaa21efa0c14b2660053e4a8da9970fc9ae85 /src/arch/x86/isa/microops/base.isa
parent33ebd04474a1042e5cce585802481b6e95a4e92e (diff)
downloadgem5-3c4567f2a65e0809d84d85a3fd82a294a1b0cb96.tar.xz
X86: Set the delayed commit flag in x86 microops appropriately.
Diffstat (limited to 'src/arch/x86/isa/microops/base.isa')
-rw-r--r--src/arch/x86/isa/microops/base.isa2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/arch/x86/isa/microops/base.isa b/src/arch/x86/isa/microops/base.isa
index 057d237ad..2b73cf563 100644
--- a/src/arch/x86/isa/microops/base.isa
+++ b/src/arch/x86/isa/microops/base.isa
@@ -118,7 +118,7 @@ let {{
def getGeneratorDef(self, micropc):
return self.generatorTemplate % \
(self.className, micropc, \
- self.getAllocator(True, False, False, False))
+ self.getAllocator(True, True, False, False))
def getGenerator(self, micropc):
return self.generatorNameTemplate % (self.className, micropc)