summaryrefslogtreecommitdiff
path: root/src/arch/x86/isa/microops/fpop.isa
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2018-11-20 16:58:19 -0800
committerGabe Black <gabeblack@google.com>2019-01-31 11:04:13 +0000
commitb859a7030d883cc208347387b19285c53b64fb54 (patch)
tree3b70cba6c8c102bb07476ee69b0ce38ca6f86a09 /src/arch/x86/isa/microops/fpop.isa
parentad775e013572aeb06ccff949dfd2cf7fffb5454f (diff)
downloadgem5-b859a7030d883cc208347387b19285c53b64fb54.tar.xz
x86: Stop using/defining some ISA specific register types.
These have been replaced with the generic RegVal type. Change-Id: I75c1134212067dea43aa0903d813633e06f3d6c6 Reviewed-on: https://gem5-review.googlesource.com/c/14476 Reviewed-by: Gabe Black <gabeblack@google.com> Maintainer: Gabe Black <gabeblack@google.com>
Diffstat (limited to 'src/arch/x86/isa/microops/fpop.isa')
-rw-r--r--src/arch/x86/isa/microops/fpop.isa2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/arch/x86/isa/microops/fpop.isa b/src/arch/x86/isa/microops/fpop.isa
index 52193f2c0..97ed40629 100644
--- a/src/arch/x86/isa/microops/fpop.isa
+++ b/src/arch/x86/isa/microops/fpop.isa
@@ -380,7 +380,7 @@ let {{
class PremFp(FpBinaryOp):
code = '''
- MiscReg new_fsw = FSW;
+ RegVal new_fsw = FSW;
int src1_exp;
int src2_exp;
std::frexp(FpSrcReg1, &src1_exp);