summaryrefslogtreecommitdiff
path: root/src/arch/x86/isa/microops/regop.isa
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2007-10-18 22:36:36 -0700
committerGabe Black <gblack@eecs.umich.edu>2007-10-18 22:36:36 -0700
commit0ffb317ff9eeddbe07216ecba04b69979505c542 (patch)
treec6df5f8f20acebd170581cd6844a005ebdb3df0c /src/arch/x86/isa/microops/regop.isa
parent6010f350a48c9d8f049fd82d27c188ed1ebe77ed (diff)
downloadgem5-0ffb317ff9eeddbe07216ecba04b69979505c542.tar.xz
X86: Make wrip sign extend its second operand.
--HG-- extra : convert_revision : 2531af8b442ea5aaefccd7a7999c7720489edc36
Diffstat (limited to 'src/arch/x86/isa/microops/regop.isa')
-rw-r--r--src/arch/x86/isa/microops/regop.isa2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/arch/x86/isa/microops/regop.isa b/src/arch/x86/isa/microops/regop.isa
index ab113a699..892c44487 100644
--- a/src/arch/x86/isa/microops/regop.isa
+++ b/src/arch/x86/isa/microops/regop.isa
@@ -835,7 +835,7 @@ let {{
'''
class Wrip(WrRegOp, CondRegOp):
- code = 'RIP = psrc1 + op2'
+ code = 'RIP = psrc1 + sop2'
else_code="RIP = RIP;"
class Br(WrRegOp, CondRegOp):