summaryrefslogtreecommitdiff
path: root/src/arch/x86/isa/microops/regop.isa
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2009-01-06 22:55:27 -0800
committerGabe Black <gblack@eecs.umich.edu>2009-01-06 22:55:27 -0800
commit115b1a7ed350b9f1171b3f1b39c4c0875d1c0a5f (patch)
tree622e4f89ebd56ab9f6ab7afaa0b530d0b63a61b9 /src/arch/x86/isa/microops/regop.isa
parent8cab1805f9854d74b4a73c5c3b316aa7ad2d2177 (diff)
downloadgem5-115b1a7ed350b9f1171b3f1b39c4c0875d1c0a5f.tar.xz
X86: Autogenerate macroop generateDisassemble function.
Diffstat (limited to 'src/arch/x86/isa/microops/regop.isa')
-rw-r--r--src/arch/x86/isa/microops/regop.isa2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/arch/x86/isa/microops/regop.isa b/src/arch/x86/isa/microops/regop.isa
index 944d5e9ec..492452a51 100644
--- a/src/arch/x86/isa/microops/regop.isa
+++ b/src/arch/x86/isa/microops/regop.isa
@@ -438,7 +438,7 @@ let {{
className = self.className
if self.mnemonic == self.base_mnemonic + 'i':
className += "Imm"
- allocator = '''new %(class_name)s(machInst, mnemonic
+ allocator = '''new %(class_name)s(machInst, macrocodeBlock
%(flags)s, %(src1)s, %(op2)s, %(dest)s,
%(dataSize)s, %(ext)s)''' % {
"class_name" : className,