diff options
author | Ali Saidi <Ali.Saidi@ARM.com> | 2012-02-12 16:07:38 -0600 |
---|---|---|
committer | Ali Saidi <Ali.Saidi@ARM.com> | 2012-02-12 16:07:38 -0600 |
commit | 8aaa39e93dfe000ad423b585e78a4c2ee7418363 (patch) | |
tree | 0f7b6d1efb630745bd6bf6af05a722a08c8640cb /src/arch/x86/pagetable_walker.hh | |
parent | 7e104a1af235823e3d641a972ea920937f7ec67d (diff) | |
download | gem5-8aaa39e93dfe000ad423b585e78a4c2ee7418363.tar.xz |
mem: Add a master ID to each request object.
This change adds a master id to each request object which can be
used identify every device in the system that is capable of issuing a request.
This is part of the way to removing the numCpus+1 stats in the cache and
replacing them with the master ids. This is one of a series of changes
that make way for the stats output to be changed to python.
Diffstat (limited to 'src/arch/x86/pagetable_walker.hh')
-rw-r--r-- | src/arch/x86/pagetable_walker.hh | 16 |
1 files changed, 12 insertions, 4 deletions
diff --git a/src/arch/x86/pagetable_walker.hh b/src/arch/x86/pagetable_walker.hh index 73e185148..d433c7b98 100644 --- a/src/arch/x86/pagetable_walker.hh +++ b/src/arch/x86/pagetable_walker.hh @@ -50,6 +50,7 @@ #include "mem/packet.hh" #include "params/X86PagetableWalker.hh" #include "sim/faults.hh" +#include "sim/system.hh" class ThreadContext; @@ -67,7 +68,7 @@ namespace X86ISA {} protected: - Walker * walker; + Walker *walker; bool recvTiming(PacketPtr pkt); Tick recvAtomic(PacketPtr pkt); @@ -97,7 +98,7 @@ namespace X86ISA }; protected: - Walker * walker; + Walker *walker; ThreadContext *tc; RequestPtr req; State state; @@ -115,7 +116,6 @@ namespace X86ISA bool timing; bool retrying; bool started; - public: WalkerState(Walker * _walker, BaseTLB::Translation *_translation, RequestPtr _req, bool _isFunctional = false) : @@ -172,6 +172,7 @@ namespace X86ISA // The TLB we're supposed to load. TLB * tlb; System * sys; + MasterID masterId; // Functions for dealing with packets. bool recvTiming(PacketPtr pkt); @@ -187,9 +188,16 @@ namespace X86ISA typedef X86PagetableWalkerParams Params; + const Params * + params() const + { + return static_cast<const Params *>(_params); + } + Walker(const Params *params) : MemObject(params), port(name() + ".port", this), - funcState(this, NULL, NULL, true), tlb(NULL), sys(params->system) + funcState(this, NULL, NULL, true), tlb(NULL), sys(params->system), + masterId(sys->getMasterId(name())) { } }; |