diff options
author | Yasuko Eckert <yasuko.eckert@amd.com> | 2013-10-15 14:22:44 -0400 |
---|---|---|
committer | Yasuko Eckert <yasuko.eckert@amd.com> | 2013-10-15 14:22:44 -0400 |
commit | 1bb293d1e7a27e306ca584a3922f2fd13481e248 (patch) | |
tree | 21d457f5c7d7e2e836eaf944b7d82964fc64d1bd /src/arch/x86/regs/int.hh | |
parent | 2c293823aa7cb6d2cac4c0ff35e2023ff132a8f2 (diff) | |
download | gem5-1bb293d1e7a27e306ca584a3922f2fd13481e248.tar.xz |
arch/x86: add support for explicit CC register file
Convert condition code registers from being specialized
("pseudo") integer registers to using the recently
added CC register class.
Nilay Vaish also contributed to this patch.
Diffstat (limited to 'src/arch/x86/regs/int.hh')
-rw-r--r-- | src/arch/x86/regs/int.hh | 9 |
1 files changed, 1 insertions, 8 deletions
diff --git a/src/arch/x86/regs/int.hh b/src/arch/x86/regs/int.hh index 0a682ef54..60aa6d0cc 100644 --- a/src/arch/x86/regs/int.hh +++ b/src/arch/x86/regs/int.hh @@ -159,16 +159,9 @@ namespace X86ISA } inline static IntRegIndex - INTREG_PSEUDO(int index) - { - return (IntRegIndex)(NUM_INTREGS + NumMicroIntRegs + index); - } - - inline static IntRegIndex INTREG_IMPLICIT(int index) { - return (IntRegIndex)(NUM_INTREGS + NumMicroIntRegs + - NumPseudoIntRegs + index); + return (IntRegIndex)(NUM_INTREGS + NumMicroIntRegs + index); } inline static IntRegIndex |